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Extremely high field effect mobility together with the high surface coverage makes graphene a
promising material for high frequency electronics application. We investigate the intrinsic high
frequency performance limit of graphene field effect transistors limited by the charge impurity
scattering. The output and transfer characteristics of graphene field effect transistors together with
the high frequency performance are characterized as a function of impurity concentration and
dielectric constant of the gate insulator. Our results reveal that graphene transistors could provide
power gain at radio frequency band. © 2010 American Institute of Physics.
doi:10.1063/1.3506506
Recent advances of chemical vapor deposition of
graphene on large area substrates1–3 stimulate a significant
research effort searching for new applications of graphene in
the field of unusual electronics such as macroelectronics.4,5
Graphene can function as an effective semiconductor6,7 or a
transparent conducting coating1,8–10 for large area displays
and photovoltatic devices. Recent developments in scaling of
graphene films open up new opportunities for flexible
electronics.1 Extremely high field effect mobility of graphene
together with the large area deposition process,2 could pro-
vide alternative solutions for the challenges of traditional
organic materials. Operation at radio frequencies is one of
the main challenges of the organic based field effect transis-
tors owing to the poor field effect mobilities of organic semi-
conductors. Therefore radio frequency analog electronics
could be an immediate high-end application of graphene
transistors.11
Although high frequency analog electronics is a well es-
tablished field for inorganic semiconducting materials, the
effects of unusual transport properties of monoatomic
graphene sheets at high frequencies are widely unknown.
Recent experimental studies show several demonstrations of
graphene and carbon nanotube arrays for high frequency
operation.12–15 Cut-off frequencies of 10 GHz for carbon
nanotube arrays14,16,17 and 100 GHz for graphene13,18 have
been achieved. Using critical design considerations, these
values can be advanced by orders of magnitude. There is
little in the literature that provides a simple, yet quantitative
model to analyze the critical design considerations of radio
frequency operation of graphene based field effect transis-
tors. This work is aiming to develop an analytical model to
design a graphene based rf radio frequency transistors
based on diffusive transport governed by the charged impu-
rity scattering.
A schematic representation of a model rf transistor is
shown in Fig. 1a. The transistor consists of a graphene
layer printed on an insulating substrate e.g., quartz or sap-
phire. The source and drain electrodes are formed on the
graphene layer. A thin layer of dielectric material functions
as a gate dielectric for the field effect transistor configura-
tion. The gate electrode is formed on top of the gate dielec-
tric. For the model, the dielectric thickness is 50 nm and the
channel length and width are 1 m.
Here, we consider the transport mechanism governed by
the charged impurity scattering owing to the presence of the
charged impurities on the substrate and the gate dielectric.
The dielectric constant of the surrounding medium gate di-
electric and substrate controls the effects of the impurity
charges on the graphene layer. High-k dielectric materials
e.g., HfO2 concentrate the electric field into the dielectric
material and reduce the formation of residue charges on the
graphene layer. Fang et al.19,20 confirmed the effect of the
charge screening on the charge mobility of the graphene.20
Recent experimental results also agree with charge mobility
lowering of graphene device by increasing charged impuri-
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FIG. 1. Color online a Layout of a graphene based radio frequency
transistor with a channel length Lc and channel width W. b The calculated
residual charge concentration n as a function of charged impurity concen-
tration nimp for two different dielectric material HfO2 and SiO2. c The
conductivity of graphene layers as a function of gate voltage. The charged
impurity concentration is scanned from 21011 to 101011 cm−2.
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ties with potassium doping.21 For the top gate configuration,
both substrate and the gate dielectric determine the effective
dielectric constant. Therefore, the substrate should have high
dielectric constant or has to be coated with high-k material,
such as HfO2. A quartz wafer coated with a thin layer of
HfO2, grown by atomic layer deposition, could be a good
substrate for graphene based rf transistors.
In the present analysis of the radio frequency devices we
consider a self-consistent transport model developed by
Adam et al. based on a charged impurity scattering. This
model explains the most of the observed electrical behavior
of graphene sheets, e.g., nonuniversal minimum conductivity
and ultrahigh mobility of suspended graphene layers. The
beauty of the model is that it requires only a few empirical
parameters, density of charged impurities and the distance
between the impurity and graphene layer and the dielectric
constant of the surrounding medium. The distance of charged
impurities between graphene is effectively located around
0.1–1 nm from the graphene sheet.22
We have analyzed the frequency response of graphene
devices in three steps. First, we have used the self consistent
model23 to calculate the residual charge concentration n on
the graphene layer Fig. 1b. After calculating the conduc-
tivity from the residual charge concentration, then we calcu-
lated the drain current at a given bias condition using a two-
dimensional field effect transistor FET model. Scanning the
gate and drain bias voltages we obtained the transfer and
output curves of the device. Finally using the outcome of the
device model we calculate the transconductance and associ-
ated cut-off frequency of the devices.
The residual charge concentration on graphene layer n
depends on the charge impurity concentration and the dielec-
tric constant of the gate dielectric and the substrate. Figure
1b shows the graph of residual charge concentration n as a
function of charged impurity concentration nimp for two dif-
ferent dielectric material HfO2 and SiO2. SiO2 provides
about six times more residue charges on graphene layer than
HfO2 owing to the low dielectric constant. Having calculated
the residual charge concentration, we have calculated the
conductivity of the graphene layer as a function of gate volt-
age by Eq. 1.23
n − n¯ = 
20e2n
hnimp.
if n − n¯ n
20e2n
hnimp.
if n − n¯ n , 1
where n¯=nimp
2 /4n. Here the carrier concentration n on the
graphene layer is used as n=CoxVg, where Cox is the gate
capacitance and Vg is the gate voltage. Figure 1c shows the
calculated conductivity as a function of the gate voltage for
impurity concentrations ranging from 21011 to 10
1011 cm−2.
For a bias point, the carrier density changes along the
channel. Knowing the gate voltage dependence of the con-
ductivity, the carrier density is calculated as a function of
position along the channel. We have considered a constant
contact resistance Rs of 1.2 k Ref. 24 between the
source/drain electrodes and the graphene layer. For a two-
dimensional FET model, the drain current is written as25
Id =
W
Lc

0
Lc
xExdx =
W
Lc

Vs−RsId
Vd−RsId
VdV , 2
where x is the conductivity and Ex is the electric field
along the graphene layer. With a change of variable including
the voltage drops at the contacts, the integral becomes a
simple transcendental equation. Solving this transcendental
equation using the conductivity values calculated by Eq. 1
provides the drain current for a given biasing condition. Fig-
ures 2a and 2b show transfer and output curves of a de-
vice with a channel length of 1 m and channel width of
1 m. In this calculation we have used a 50 nm HfO2 as a
gate dielectric with a dielectric constant of 16. For these
calculation, the only empirical parameter that we used is im-
purity concentration on the dielectric and contact resistance
between the electrodes and the graphene. This framework
allows us to analyze the effect of the gate dielectric material
on the device performance. Figure 2c shows the calculated
transfer curves for different concentration of charge impuri-
ties on the substrate. The Dirac point shifts to the higher
voltages and the on/off ratio increases with increasing charge
impurity concentration. The on/off ratio of the devices in-
creases from 1.7 to 3.0 as the impurity concentration in-
creases. Dependence of on/off ratio on the impurity concen-
tration can be understood from the decreasing in minimum
conductivity of the graphene layer as the impurity concentra-
tion increases. This behavior provides a tradeoff between
transconductance and output resistance for the high fre-
quency performance.
High frequency performance limits can be understood by
analyzing the cut-off frequency f t of the device. Cut-off
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FIG. 2. Color online a The transfer curves for a graphene FET with a
channel length of 1 m and channel width of 1 m. The gate dielectric
used for the calculation is 50 nm HfO2. A clear ambipolar behavior and
current saturation because of contact resistance is seen on the transfer
curves. b The output curves of the same device for the gate voltage range
from 0 to 1.2 V. The curves in a and b are calculated for n=4
1011 cm−2. c The transfer curves for the device for different charged
impurity concentrations at a drain voltage of 0.6 V. d Calculated maximum
transconductance of the device as a function of charged impurity
concentration.
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frequency is defined as the frequency where the current gain
is 0 dB. After cut-off frequency the drain current due to the
modulation of the channel conductivity is less than the gate
leakage current. Gate capacitance and the small signal trans-
conductance of a device determine the cut-off frequency as
f t=gm /2	Cg. Figure 2d shows the calculated maximum
transconductance of the device and the associated cut-off fre-
quency as function of charged impurity concentration. The
parallel plate gate capacitance is used for the calculation.
Cleanest samples with charged impurity levels of 21011
have f t around 25 GHz for 1 m channel length. The calcu-
lated cut-off frequency decays down to 18 GHz as we in-
crease the charged impurity concentration.
A small signal circuit model for the graphene devices is
presented to understand the intrinsic high frequency perfor-
mance. A simplified small-signal equivalent circuit model of
a graphene device is given in Fig. 3a. Cgd, gm, Rd, and R0
represent gate-drain capacitance, transconductance, drain re-
sistance and the output resistance of the device round a bias
point, respectively. We have not used the source-gate capaci-
tance because it will be much smaller than the drain-gate
capacitance at the saturation regime.16 Graphene FETs have
very small on/off ratios owing to a large minimum conduc-
tivity at the Dirac Point. This minimum conductivity limits
the output resistance of the device. The output resistance,
defined as R0= Id /Vd−1, plays a critical role in the high
frequency operation especially for the signal amplification.
Figure 3b shows the output resistance as a function of the
drain voltage. Large output resistance 	30 k can be
achieved at a very narrow range of drain and gate voltages.
The knowledge of output resistance and transconductance
provides the power gain of the device. Power gain of a tran-
sistor used as an amplifier is another important parameter
for high frequency operation. Power gain is defined as G
=gmR0 where gm is the transconductance, and R0 is the out-
put resistance. The highest available gain for a device with a
given impurity concentration is given in Fig. 3d. A gain of
45 can be achieved for the impurity concentration around
21011 cm−2. The most striking point here is that even de-
vices with a very poor on/off ratio can provide power gain at
suitable biasing conditions. The results reveal that graphene
transistors can be used for rf power amplifiers.
In this Letter we provide a simple yet quantitative frame-
work to model the high frequency performance of graphene
based field effect transistors. The model uses a self consistent
charge transport mechanism based on a charge impurity scat-
tering. The effect of contact resistance, minimum conductiv-
ity, and gate dielectric is studied. Basic device considerations
for analog electronic applications such as output resistance
and power gain are discussed. Although graphene has very
unusual device performance, radio frequency analog elec-
tronics could be an immediate high-end application.
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FIG. 3. Color online a The simplified small signal circuit model for the
graphene FET. Here gm is transconductance, R0 is output resistance, Rd is
drain resistance, and Cgd is the intrinsic gate-drain capacitance. b The
output resistance calculated from the output curves for different impurity
concentration ranging from the cleanest to the dirtiest sample. c Two-
dimensional map of small signal power gain of the device. The x and y axis
represents gate and drain voltages, respectively. d Maximum available gain
of the device as a function of charged impurity concentration.
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